Skip to content
View lee-cheng-han's full-sized avatar

Block or report lee-cheng-han

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Banqi-Chinese-Chess-vs-AI Banqi-Chinese-Chess-vs-AI Public

    This project is a comprehensive Python implementation of Banqi (Chinese Dark Chess), featuring a fully interactive graphical user interface built with Tkinter and an AI opponent powered by a minima…

    Python 1

  2. Make_Flora Make_Flora Public

    MakeUofT 2026

    C 1 2

  3. layer-programmable-cnn-accelerator layer-programmable-cnn-accelerator Public

    SystemVerilog CNN accelerator for the Zybo Z7-20 / Zynq-7000 with AXI-Lite control, Vivado bitstream flow, and Vitis bare-metal ARM software.

    SystemVerilog 1

  4. virt-mbox-linux-driver virt-mbox-linux-driver Public

    End-to-end embedded Linux driver project for a custom QEMU-emulated MMIO mailbox device. Implements a QEMU `virt-mbox` SysBusDevice and Linux `vmbox` platform character driver exposing `/dev/vmbox0…

    C 1

  5. virtual-accelerator-management-soc virtual-accelerator-management-soc Public

    Hardware-free accelerator management platform with Zephyr firmware on a virtual RISC-V SoC, QEMU PCIe device modeling, DMA command queues, MSI-X, recovery, telemetry, fault injection, and a thin Li…

    Python 1

  6. programmable-simt-asic programmable-simt-asic Public

    Four-warp, eight-lane programmable SIMT processor with scoreboarding, divergence, banked memory, differential verification, and an ASIC RTL-to-GDS flow.

    SystemVerilog 1